EUV patterned gate variation reduction in next generation transistor architecturesGopal KenathMartin Burkhardtet al.2024SPIE Advanced Lithography + Patterning 2024
Evaluation of (110) versus (001) Channel Orientation for Improved nFET/pFET Device Performance Trade-Off in Gate-All-Around Nanosheet TechnologyShogo MochizukiNicolas Loubetet al.2023IEDM 2023
Scaling opportunities for Gate-All-Around and beyond: A patterning perspectiveIndira SeshadriEric Milleret al.2023IEDM 2023
Scaling opportunities for Gate-All-Around: A patterning perspectiveI. SeshadriE. Milleret al.2023IEDM 2023
Epi Source-Drain Damage Mitigation During Channel Release of Stacked Nanosheet Gate-All-Around TransistorsCurtis DurfeeIvo Ottoet al.2023ECS Meeting 2023
Epi Source/Drain Damage Mitigation with Inner Spacer and Buffer Optimization in Stacked Nanosheet Gate-All-Around TransistorsCurtis DurfeeIvo Ottoet al.2023SSDM 2023
Advanced BEOL Materials, Processes, and Integration to Reduce Line Resistance of Damascene Cu, Co, and Subtractive Ru InterconnectsTakeshi NogamiOleg Gluschenkovet al.2022VLSI Technology and Circuits 2022
Etch and Patterning Development for 2nm Node Nanosheet DevicesEric MillerIndira Seshadriet al.2022SPIE Advanced Lithography 2022
Review of nanosheet metrology opportunities for technology readinessMary A. BretonDaniel Schmidtet al.2022JM3
EUV single exposure via patterning at aggressive pitchJing GuoJennifer Churchet al.2021SPIE Advanced Lithography 2021
09 Aug 2021US11084032Method To Create Multilayer Microfluidic Chips Using Spin-on Carbon As Gap Fill And Spin-on Glass Tone Inversion
19 Jul 2021US11067896Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
14 Jun 2021US11037786Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
07 Sep 2020US10768532Co-optimization Of Lithographic And Etching Processes With Complementary Post Exposure Bake By Laser Annealing
24 Aug 2020US10755928Fabricating Electrically Nonconductive Blocks Using A Polymer Brush And A Sequential Infiltration Synthesis Process
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure