Critical Elements for Next Generation High Performance Computing Nanosheet TechnologyR. BaoC. Durfeeet al.2021IEDM 2021
Gate-Last IO Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic TechnologiesM. BhuiyanM. Kimet al.2021IEDM 2021
Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport DevicesH. JagannathanB. Andersonet al.2021IEDM 2021
Highly Selective SiGe Dry Etch Process for the Enablement of Stacked Nanosheet Gate-All-Around TransistorsCurtis DurfeeSubhadeep Kalet al.2021ECS Meeting 2021
Challenges and Opportunities for Stacked Transistor: DTCO and DeviceJ. WangS.D. Suket al.2021VLSI Technology 2021
Stacked Gate-All-Around Nanosheet pFET with Highly Compressive Strained Si1-xGex ChannelShogo MochizukiM. Bhuiyanet al.2020IEDM 2020
Parasitic Resistance Reduction for Aggressively Scaled Stacked Nanosheet TransistorsSu-Chen FanRuilong Xieet al.2020IITC 2020
Middle of Line (MOL) Process Investigation in Ring Oscillator failureVictor ChanM. Bergendahlet al.2020ASMC 2020
Selective Enablement of Dual Dipoles for near Bandedge Multi-Vt Solution in High Performance FinFET and Nanosheet TechnologiesRuqiang BaoK. Watanabeet al.2020VLSI Technology 2020