Superb endurance and appropriate Vth of PCM pillar cell using buffer layer for 3D cross-point memoryN. GangW. Chienet al.2019IMW 2019
High endurance self-heating OTS-PCM pillar cell for 3D stackable memoryC. YehW. Chienet al.2018VLSI Technology 2018
A Double-Data-Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read-Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory ApplicationsH. LungC. Milleret al.2016IMW 2016
A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) applicationW. ChienYung-Han Hoet al.2015VLSI Technology 2015
A scalable volume-confined phase change memory using physical vapor depositionS.C. LaiS. Kimet al.2013VLSI Technology 2013
Optimization of programming current on endurance of phase change memorySangbum KimPei-Ying Duet al.2012VLSI-TSA 2012
Effective schottky barrier lowering for contact resistivity reduction using silicides as diffusion sourcesZhen ZhangF. Pagetteet al.2010VLSI-TSA 2010
Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nmN. TegaH. Mikiet al.2009VLSI Technology 2009
Silicon-on-insulator MOSFETs with hybrid crystal orientationsM. YangK.K. Chanet al.2006VLSI Technology 2006