H. Nayfeh, D. Singh, et al.
IEEE Electron Device Letters
Paper
Two gates are better than one
Abstract
A planar, triple-self-aligned, double-gate GET process is implemented where a unique sidewall source/drain structure permits self-aligned patterning of the back-gate layer after the source/drain (S/D) structure is in place. This allows coupling the silicon thickness control inherent in a planar, unpatterned layer with VLSI self-alignment techniques and also gives independently controlled front and back gates. Moreover, double-gate FET (DGFET) operation is demonstrated with good transport at both interfaces.
Related
Marshall I. Nathan, P.M. Mooney, et al.
Applied Physics Letters
Conference paper
The ballistic FET with a current injector
P. Solomon
Physica E: Low-Dimensional Systems and Nanostructures
M.J. Rooks, G.M. Cohen, et al.
Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures