About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 2010
Conference paper
Ultra-thin-body and BOX (UTBB) Fully Depleted (FD) device integration for 22nm node and beyond
Abstract
We present UTBB devices with a gate length (LG) of 25nm and competitive drive currents. The process flow features conventional gate-first high-k/metal and raised source/drains (RSD). Back bias (Vbb) enables Vt modulation of more than 125mV with a Vbb of 0.9V and BOX thickness of 12nm. This demonstrates the importance and viability of the UTBB structure for multi-Vtand power management applications. We explore the impact of GP, BOX thickness and Vbb on local V t variability for the first time. Excellent AVt of 1.27 mV•μm is achieved. We also present simulations results that suggest UTBB has improved scalability, reduced gate leakage (Ig) and lower external resistance (Rext), thanks to a thicker inversion gate dielectric (Tinv) and body (Tsi) thickness. © 2010 IEEE.