IEEJ Transactions on Electrical and Electronic Engineering

Simplified 20-μm pitch vertical interconnection process for 3D chip stacking

View publication


This paper describes a simplified vertical interconnection process for three-dimensional (3D) chip stacking. The unique feature of this new process is that the conductive filling material in the through-silicon-vias (TSVs), the microbumps, and the interconnection materials are all fabricated in one processing stage. All of the steps can be performed with the same piece of equipment. Prototype chips with 20-μm-pitch vertical interconnections have been demonstrated successfully. By using this technique, 75-μm deep high-aspect-ratio vias can be completely filled without voids using Ni electroplating and uniform 20-μm-pitch microbumps that are 4-μm tall have been fabricated using Sn-Cu electroplating. © 2009 Institute of Electrical Engineers of Japan. Published by John Wiley & Sons, Inc.