IEDM 2005
Conference paper

Enabling SOI-based assembly technology for three-dimensional (3D) integrated circuits (ICs)


We present solutions to the key process technology challenges of three-dimensional (3D) integrated circuits (ICs) that enable creation of stacked device layers with the shortest distance between them, the highest interconnection density and extremely aggressive wafer-to-wafer alignment. To achieve this important 3D IC technology milestone, we optimized the layer transfer process to include a glass handle wafer, oxide fusion bonding, wafer bow compensation methods, and a single damascene patterning and metallization method for creation of high-aspect-ratio (6:1<AR<11:1) contacts between two stacked device layers. © 2005 IEEE.