Ultra low contact resistivities for CMOS beyond 10-nm node
- Zhen Zhang
- Siyuranga Obasa Koswatta
- et al.
- 2013
- IEEE Electron Device Letters
Publications
Date
Featured collections
Popular topics
32 results for Joseph S. Newbury
Sharp reduction of contact resistivities by effective schottky barrier lowering with silicides as diffusion sources
- Zhen Zhang
- F. Pagette
- et al.
- 2010
- IEEE Electron Device Letters
A 0.021 μm2 trigate SRAM cell with aggressively scaled gate and contact pitch
- Michael A. Guillorn
- Josephine Chang
- et al.
- 2011
- VLSI Technology 2011
Development and characterization of advanced process technologies for the fabrication of crystalline-Si solar cells
- Satyavolu S. Papa Rao
- Kate Fisher
- et al.
- 2010
- PVSC 2010
Effective schottky barrier lowering for contact resistivity reduction using silicides as diffusion sources
- Zhen Zhang
- F. Pagette
- et al.
- 2010
- VLSI-TSA 2010
Gate-all-around silicon nanowire MOSFETs and circuits
- Jeffrey W. Sleight
- Sarunya Bangsaruntip
- et al.
- 2010
- DRC 2010
High performance and highly uniform metal hi-k gate-all-around silicon nanowire mosfets
- Jeffrey W. Sleight
- Sarunya Bangsaruntip
- et al.
- 2010
- ECS Transactions
pFET V t control with HfO 2/TiN/poly-Si gate stack using a lateral oxygenation process
- B. Cartier
- M. Steen
- et al.
- 2009
- VLSI Technology 2009
Opportunities and challenges for germanium and silicon-germanium channel p-FETs
- S.W. Bedell
- N. Daval
- et al.
- 2009
- ECS Meeting 2009
FinFET performance advantage at 22nm: An AC perspective
- M. Guillorn
- J. Chang
- et al.
- 2008
- VLSI Technology 2008