About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IMW 2016
Conference paper
Demonstration of Reliable Triple-Level-Cell (TLC) Phase-Change Memory
Abstract
Although phase-change memory is admittedly the most mature of the emerging nonvolatile memory technologies, its eventual mass production and market adoption may depend on its cost, in particular in comparison to DRAM and to NAND Flash. In addition to process complexity, another major factor that affects the cost of a memory technology is the capability to store multiple bits per memory cell. As a notable example, Triple-Level-Cell (TLC) NAND Flash is currently leading the Flash capacity shipments. With this as motivation, we present a combination of electrical sensing techniques and signal processing technologies to demonstrate, for the first time, the viability of reliable, nonvolatile, TLC storage in phase-change memory cells after extended endurance cycling and temperature stress.