Demonstration of Reliable Triple-Level-Cell (TLC) Phase-Change MemoryMilos StanisavljevicHaralampos Pozidiset al.2016IMW 2016
A Double-Data-Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read-Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory ApplicationsH. LungC. Milleret al.2016IMW 2016
Effect of Read Disturb on Incomplete Blocks in MLC NAND Flash ArraysNikolaos PapandreouThomas Parnellet al.2016IMW 2016