About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
NSTI-Nanotech 2013
Conference paper
An efficient and accurate schematic transistor model of FinFET parasitic elements
Abstract
We present a schematic transistor model for multi-finger multi-fin FETs, which greatly simplifies an initially complex network. The schematic FinFET model accepts information about various aspects of the layout and is accurate in predicting overall FinFET characteristics, including the effect of parasitic resistance (R) and capacitance (C) in a FinFET.