CICC 2003
Conference paper

A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop


A 10-Gb/s clock and data recovery (CDR) circuit and a 1:4 DMUX are implemented in 0.12-μm CMOS. The CDR employs a secondary wideband delay-locked loop (DLL) to enable independent bandwidth control for jitter transfer and jitter tolerance. The proposed clock recovery and data recovery (CRDR) system enhances the jitter tolerance at high frequencies and offers less data-pattern-dependency for CDRs that use a binary phase detector.