About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 1997
Conference paper
0.25 μm CMOS SOI technology and its application to 4 Mb SRAM
Abstract
In this paper a 0.25 μm SOI CMOS technology is described. It uses undepleted SOI devices with nominal channel length of 0.15 μm, minimum channel length in the 0.1 μm range, supply voltage of 1.8 V, local interconnect, 6 levels of metal, and same ground rules as the comparable bulk 0.25 μm CMOS. Key technology elements considered include device, performance, reliability, ESD, and circuit functionality. Using this SOI CMOS, a 4 Mb SRAM is demonstrated. This is the highest performance 0.25 μm CMOS technology reported to date.