Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyondH. KawasakiV.S. Baskeret al.2009IEDM 2009
Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drainK. ChengA. Khakifiroozet al.2009VLSI Technology 2009
Low-k spacers for advanced low power CMOS devices with reduced parasitic capacitancesElbert HuangEric Josephet al.2008IEEE International SOI Conference 2008
Gate length scaling and high drive currents enabled for high performance SOI technology using high-κ/metal gateK. HensonH. Buet al.2008IEDM 2008
High-performance high-κ/metal gates for 45nm CMOS and beyond with gate-first processingM. ChudzikB. Doriset al.2007VLSI Technology 2007