Technology viable DC performance elements for Si/SiGe channel CMOS FinFTTG. TsutsuiRuqiang Baoet al.2016IEDM 2016
A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channelsRuilong XiePietro Montaniniet al.2016IEDM 2016
Sub-10-9 Ω-cm2 n-Type Contact Resistivity for FinFET TechnologyHiroaki NiimiZuoguang Liuet al.2016IEEE Electron Device Letters
FINFET technology featuring high mobility SiGe channel for 10nm and beyondDechao GuoG. Karveet al.2016VLSI Technology 2016
A novel ALD SiBCN low-k spacer for parasitic capacitance reduction in FinFETsTenko YamashitaS. Mehtaet al.2015VLSI Technology 2015
Understanding and mitigating High-k induced device width and length dependencies for FinFET replacement metal gate technologyTakashi AndoTenko Yamashitaet al.2015IEDM 2015
Bottom oxidation through STI (BOTS) - A novel approach to fabricate dielectric isolated FinFETs on bulk substratesK. ChengS.-C. Seoet al.2014VLSI Technology 2014
10nm FINFET technology for low power and high performance applicationsD. GuoH. Shanget al.2014ICSICT 2014