About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Abstract
This paper summarizes the exploratory work conducted at IBM which seeks to reduce electrical I/O power consumption to facilitate both power distribution and device cooling for future exascale computing systems. The development of novel low-loss dielectric materials was coupled with design for performance to achieve low channel loss by minimizing reflections and energy dissipation due to non-ideal current return paths. A printed circuit board was fabricated and tested, with results confirming a 20% reduction of channel loss at 10GHz when compared to currently leading commercial materials. This 3dB improvement in loss for a 15dB channel, can offer a 50% I/O power reduction when used with power scalable driving/receiving circuits. © 2013 IEEE.