About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Journal of Solid-State Circuits
Paper
On the Leverage of High-fT Transistors for Advanced High-Speed Bipolar Circuits
Abstract
This brief presents a detailed study on the leverage of high-fT transistors for advanced high-speed bipolar circuit applications. It is shown that for the standard ECL circuit, the leverage of high fT is limited by the passive resistors (emitterfollower resistor and collector load resistor) and wire delay, especially in the low-power regime. For the standard NTL circuit, the leverage is higher due to its front-end configuration and lower power supply value. As the passive resistors are decoupled from the delay path in various advanced circuits utilizing active-pull-down schemes, the leverage of high fTbecomes more significant. © 1992 IEEE