About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 1991
Conference paper
Advanced bipolar technology for the 1990s
Abstract
The advent of low temperature epitaxy processes provides a new degree of freedom for bipolar device scaling. This paper describes new vertical scaling concepts and process technology elements required for advanced scaled bipolar (NPN and PNP) devices which will be the core of high-performance application-specific bipolar, BiCMOS, or complementary bipolar/BiCMOS logic and memory chips. In particular, the authors address key issues such as transit time reduction by SiGe base band-gap engineering, junction field/capacitance control by using lightly-doped emitter (LDE) and collector (LDC) concepts, lateral scaling (reduction of parasitic R and C) by advanced self-aligned structures and trench isolations, and liquid-nitrogen temperature (LNT) operation. Challenges for future BiCMOS and complementary bipolar/BiCMOS process technologies are examined.