About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EPEPS 2008
Conference paper
On-chip bus signaling using passive compensation
Abstract
A new scheme for bus signaling using on-chip lossy transmission lines with passive compensation is introduced in this paper to address the performance limitation brought by the scaling issues of on-chip global wires. The new scheme is designed and optimized based on eye-diagram prediction algorithm and sequential quadratic programming (SQP) flow. We perform a case study to demonstrate feasibility of the proposed scheme. The results show that, at 45nm technology node, the new scheme achieves 20.58ps/mm transmission speed and has the power efficiency of 0.106pJ/bit considering the crosstalk effects. © 2008 IEEE.