About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECS Meeting 2016
Conference paper
CMOS compatible high performance IIIV devices: Opportunities and challenges
Abstract
Self-aligned InGaAs channel MOSFET has been demonstrated on both InP and Si substrate using CMOS compatible device structure and process flow. Peak transconductance GMSAT over 2200 μS/μm has been achieved, at LEFF = 30 nm and supply voltage VDD = 0.5 V. These processes and devices are well-suited for future generations of high-performance CMOS applications at short gate lengths and tight gate pitches.