About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 1995
Conference paper
250 MHz digital FIR filters for PRML disk read channels
Abstract
Digital FIR filters are key components of state-of-the-art partial-response signaling maximum-likelihood detection (PRML) read/write channel ICs but consume significant circuit area and power. These 10-tap and 8-tap, 6 b filters provide PR-IV channel equalization at 20+MB/s data rates. Achieving these data rates while reducing power and area requires an optimized distributed arithmetic architecture combined with custom circuit design and layout. These filters improve attainable data rate by a factor of about 1.5 and power and area consumption by a factor of two, compared with standard-cell-designed filter using the same architecture and technology.