EUV mask challenges and requirements for ultimate single exposure interconnectsChris ProglerMichael Greenet al.2019SPIE Advanced Lithography 2019
The defect mitigation on EUV stack by track based technologyNaoki ShibataLior Huliet al.2019SPIE Advanced Lithography 2019
Patterning material challenges for improving euv stochasticsAnuja De SilvaLuciana Meliet al.2019J. Photopolym. Sci. Tech.
Inorganic hardmask development for extreme ultraviolet patterningAnuja De SilvaA. Duttaet al.2019J. Micro/Nanolithogr. MEMS MOEMS
Defect detection strategies and process partitioning for single-expose EUV patterningLuciana MeliKaren Petrilloet al.2019J. Micro/Nanolithogr. MEMS MOEMS
Self-aligned blocking integration demonstration for critical sub-30-nm pitch Mx level patterning with EUV self-aligned double patterningAngelique RaleyJoe Leeet al.2019J. Micro/Nanolithogr. MEMS MOEMS
Directed self-assembly of block copolymers for 7 nanometre FinFET technology and beyondCharlie LiuElliott Frankeet al.2018Nature Electronics
Study of resist hardmask interaction through surface activation layersAnuja De SilvaLuciana Meliet al.2018EUVL 2018
Track based techniques to improve high-resolution EUV patterning defectivityNaoki ShibataLior Huliet al.2018EUVL 2018
Polymer brush as adhesion promoter for EUV patterningJing GuoAnuja De Silvaet al.2018SPIE Advanced Lithography 2018
09 Aug 2021US11084032Method To Create Multilayer Microfluidic Chips Using Spin-on Carbon As Gap Fill And Spin-on Glass Tone Inversion
19 Jul 2021US11067896Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
14 Jun 2021US11037786Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
07 Sep 2020US10768532Co-optimization Of Lithographic And Etching Processes With Complementary Post Exposure Bake By Laser Annealing
24 Aug 2020US10755928Fabricating Electrically Nonconductive Blocks Using A Polymer Brush And A Sequential Infiltration Synthesis Process
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure