Fatiguing STDP: Learning from spike-timing codes in the presence of rate codesTimoleon MoraitisAbu Sebastianet al.2017IJCNN 2017
Large-scale neural networks implemented with Non-Volatile Memory as the synaptic weight element: Impact of conductance responseS. SidlerIrem Boybatet al.2016ESSDERC 2016
Non-volatile memory as hardware synapse in neuromorphic computing: A first look at reliability issuesRobert M. ShelbyGeoffrey W. Burret al.2015IRPS 2015
Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural NetworksSidney TsaiPritish Narayananet al.2023ISCAS 2023
In-memory computing accelerator architectures for throughput-critical and resource-constrained systemsIrem Boybat-Kara2022MEMRISYS 2022
Devices, Circuits, and Architectures for Analog In-Memory Computing-Based Deep Neural Network Inference Hardware AccelerationIrem Boybat-Kara2024HiPEAC 2024
In-memory computing for accelerating deep neural networks and neuro-vector-symbolic architecturesManuel Le GalloIrem Boybat-Karaet al.2023AICAS 2023
A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D MeshShubham JainHsinyu Tsaiet al.2023IEEE Transactions on VLSI Systems
A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural NetworksAngelo GarofaloGianmarco Ottaviet al.2022IEEE JESTCS
Precision of bit slicing with in-memory computing based on analog phase-change memory crossbarsManuel Le GalloS.R. Nandakumaret al.2022Neuromorph. Comput. Eng.