Challenges and opportunities for high performance 32 nm CMOS technologyJ. SleightI. Laueret al.2006IEDM 2006
Gate-dielectric permitivity and metal-gate work-function tradeoff in Lmet = 25 nm PDSOI device characteristicsDechao GuoAndres Bryantet al.2006IEEE Electron Device Letters
High performance gate first HfSiON dielectric satisfying 45nm node requirementsM.A. Quevedo-LopezS. Krishnanet al.2005IEDM 2005