Combinatorial cell design for CMOS librariesFrederik BeeftinkPrabhakar Kudvaet al.2000Integration, the VLSI Journal
Hysteresis effect in floating-body Partially-Depleted SOI CMOS domino circuitsR. PuriC.T. Chuang1999ISLPED 1999
Hysteresis effect in pass-transistor based partially-depleted SOI CMOS circuitsR. PuriC.T. Chuang1998IEEE International SOI Conference 1998
Logic optimization by output phase assignment in dynamic logic synthesisR. PuriAndrew Bjorkstenet al.1996ICCAD 1996
A BDD SAT solver for satisfiability testing: An industrial case studyRuchir PuriJun Gu1996Ann. Math. Artif. Intell.