About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Design and Test of Computers
Paper
An Integrated Environment for Technology Closure of Deep-Submicron IC Designs
Abstract
The utilization of timing closure based integrated technology in the manufacturing of deep-submicron integrated circuit (IC) designs is discussed. As interconnect delay dominates the overall chip performance, achieving of accurate timing optimization and delay prediction is inherent for improving circuit performance. IBM's Place-Driven Synthesis (PDS) system describes an effective flow for achieving technology closure. The prerequisites for the PDS system and timing-driven placement and logic optimization, which include buffering and resizing optimization, are discussed.