High performance and low power transistors integrated in 65nm bulk CMOS technologyZ. LuoA. Steegenet al.2004IEDM 2004
A 45nm low cost low power platform by using integrated dual-stress-liner technologyJ. YuanS.S. Tanet al.2006VLSI Technology 2006
Stress proximity technique for performance improvement with dual stress liner at 45nm technology and beyondX. ChenS. Fanget al.2006VLSI Technology 2006
Modular 0.13 μm bulk CMOS technology for high performance and low power applicationsL.K. HanS. Biesemanset al.2000VLSI Technology 2000