About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SSDM 2023
Invited talk
Vertical-Transport Nanosheet Technology for Scaling beyond the Lateral-Transport Devices CMOS Era
Abstract
Vertical-Transport (VTFET) Nanosheet Technology is a revolutionary device architecture that explores the “Z” dimension of space to overcome many challenges faced by conventional Lateral-Transport technology. This novel device architecture ushers in a new era of sub-45nm contacted gate pitch (CGP) CMOS technology with superior performance over scaled FinFETs. VTFETs maintain good electrostatics, low effective capacitance (Ceff), and low parasitics compared to scaled FinFETs that are severely impacted by scaling constraints. Novel technology elements such as Zero Diffusion Break, self-aligned gate formation, simplified middle-of-line (MOL) contacts among others are enabled through VTFETs providing additional advantages over leading-edge competitive Lateral-Transport technology.