About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Tutorial: Power-aware, reliable microprocessor design
Abstract
In this tutorial, we present the foundational principles and methodologies behind the design of power-efficient, reliable microprocessors. The stress is on early-stage (pre-RTL) definition at the micro-architecture level, although relevant details from lower levels of design (e.g. logic, circuits and below) are also covered where appropriate. We first cover the topic of pre-silicon modeling to estimate performance, power, temperature and reliability, in the context of target workloads of interest to the design team. We then delve into the definition of the optimal pipeline depth for a microprocessor: a task that is one of the basic initial decisions faced by the design team. Subsequently, we cover the topic of adaptive micro-architectures: those that are designed to change with variations in the workload, with the goal of maximizing power-performance efficiency, reliability, or both. We address both active (or dynamic) and passive (or static) power in presenting evaluations of various micro-architectural techniques for power management.