About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Paper
The Efficient Implementation and Analysis of a Hybrid Number System Processor
Abstract
A hybrid number system processor designed with the anti-logarithm PLA is described. In the hybrid number system, a linear interpolation is used in order to make accurate conversions between FLP and LNS numbers. Originally, a multiplier was used to do the interpolation. In this paper, the anti-logarithm PLA is shown to have smaller silicon area, comparable overall performance, and structured design. The basic arithmetic operations and processor architecture are explained for performing addition, subtraction, multiplication, division, and square root. The conversion errors are analyzed mathematically. The Taylor series approximation is used as the framework for analysis of the conversion errors of logarithm, anti-logarithm, multiplication/division, and addition/subtraction. The analyses indicate that the Taylor series truncation results in very small error when the ROM size is properly chosen for the desired precision. Consequently, the finite width truncation becomes the major source of conversion errors. © 1993, IEEE. All right reserved.