About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation
- Jane Cullum
- Albert Ruehli
- et al.
- 2000
- IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
