About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSCIRC 2006
Conference paper
The design and implementation of a low-overhead supply-gated SRAM
Abstract
We report a virtual supply domain control technique for low-leakage SRAMs. This method encompasses cell-based sleep circuit tiling, sequentially regulated poweron/off, and flexible domain interfacing. The usual overhead associated with driving sleep transistors is significantly reduced by powering on/off gradually. Over 26Ox and 3x leakage reduction is observed in 65nm-technology hardware for hard and soft gating, respectively, including the leakage of control and drive circuits. Measured virtual domain power-on latency is compatible with high-frequency designs. © 2006 IEEE.