About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Transactions on Electron Devices
Paper
SODEL FET: Novel channel and source/drain profile engineering schemes by selective Si epitaxial growth technology
Abstract
In this paper, novel channel and source/drain profile engineering schemes are proposed for sub-50-nm bulk CMOS applications. This device, referred to as the silicon-on-depletion layer FET (SODEL FET), has the depletion layer beneath the channel region, which works as an insulator like a buried oxide in a silicon-on-insulator MOSFET. Thanks to this channel structure, junction capacitance (Cj) has been reduced in SODEL FET, i.e., Cj (area) was ∼ 0.73 fF/μm2 both in SODEL nFET and pFET at Vbias = 0.0 V. The body effect coefficient γ is also reduced to less than 0.02 V1/2. Nevertheless, current drives of 886 μA/μm (Ioff = 15 nA/μm) in nFET and -320 μA/μm (Ioff = 10 nA/μm) in pFET have been achieved in 70-nm gate length SODEL CMOS with |Vdd| = 1.2 V. New circuit design schemes are also proposed for high-performance and low-power CMOS applications using the combination of SODEL FETs and bulk FETs on the same chip for 90-nm-node generation and beyond. © 2004 IEEE.