About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSDERC 2011
Conference paper
Self-aligned S/D regions for InGaAs MOSFETs
Abstract
Self-aligned access regions for indium gallium arsenide (In 0.53Ga0.47As) n-type metal-oxide-semiconductor field effect transistors suitable for an extremely-thin III-V-on-insulator approach are investigated. Highly doped n+ source/drain regions are selectively grown by metal-organic vapor phase epitaxy and self-aligned Nickel-InGaAs alloyed metal contacts are obtained using a self-aligned silicide-like process, where different process conditions have been studied. Soft pre-epitaxy cleaning is followed by X-ray photoelectron spectroscopy. Relevant contact and sheet resistances are measured and integration issues are highlighted. © 2011 IEEE.