About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2000
Conference paper
Preparation of 200 mm silicon substrates with metal ground-plane for double-gate SOI devices
Abstract
200 mm silicon substrates are fabricated using metal ground-plane for double-gate silicon-on-insulator (SOI) devices. The composite substrate using wafer technology were used in the fabrication of nanoscale double-gate SOI devices with metal gates. The compatibility of tungsten and chemical vapor deposition (CVD) silicon dioxide were discussed using the passivation of the CVD W layer and intermediate layers.