About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
PARALLELIZING CIRCUIT SIMULATION USING A COMBINED ALGORITHMIC AND SPECIALIZED HARDWARE APPROACH.
Abstract
Accurate performance estimation for high-density integrated circuits requires detailed numerical simulation. Because of the large computation time required for such programs when they are applied to large circuits, accelerating numerical simulation is an important problem. An approach that exploits the parallelism in the simulation problem at two levels is presented. A relaxation algorithm is used to break the circuit into loosely coupled blocks that can be computed in parallel, and special-purpose hardware is used to exploit parallelism inside the block computation.