Opportunities and challenges in ultra low k dielectrics for interconnect applications

Abstract

The increasing levels of device integration and the drive towards system-on-a-chip approaches have created an insatiable demand for fine pitch and high performance silicon back end of the line (BEOL) interconnects. This paper discusses the challenges associated with producing, characterizing and integrating porous dielectrics into the BEOL interconnects and presents results from integration evaluations.