About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
Line Resistance Reduction in Advanced Copper Interconnects
Abstract
Line resistance reduction in interconnects was achieved through Cu microstructure modulation. The modulation was performed via both raising annealing temperature and reducing the post-patterning dielectric aspect ratio and resulted in a bamboo-like Cu microstructure. Compared with the conventional polycrystalline, the modulated Cu microstructure also presents a lower resistivity increase rate with area scaling. A TaN stress control layer deposited on over-plated Cu surface was demonstrated to be critical for maintaining the Cu interconnect integrity after the high-temperature anneal.