About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Applied Surface Science
Paper
Gate materials consideration for submicron CMOS
Abstract
The selection of the gate materials for submicron CMOS devices were discussed in respect to work function, resistivity and other properties. Dual polysilicon gates and single mid-gap metal gate are two viable approaches. The pros and cons for each approach are discussed. In general, the single mid-gap metal gate approach is simpler in process as compared with the dual polysilicon gate approach, and has better performance down to 0.5 μm CMOS regime due to its lower resistivity and the contribution to higher electron mobility. However, the selection of the new materials and the development of the new processes will not be simple. Sputtered tungsten was carefully studied and chosen as the mid-gap gate material. Submicron tungstn gate NMOSFET devices were fabricated, characterized and compared with the n+ polysilicon gate devices to reach to the conclusions. © 1989.