About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
CIRCUIT PERFORMANCE OF GaAlAs/GaAs HETEROSTRUCTURE BIPOLAR JUNCTION TRANSISTORS.
Abstract
A theoretical evaluation is presented of the performance of heterostructure bipolar junction transistors (HBT, GaAlAs/GaAs system) in emitter-coupled logic (ECL) and Schottky transistor logic (STL) circuits under loaded and unloaded conditions in order to obtain a comparison for large circuit applications and in order to understand their limiting features. Under loaded conditions, for 1- mu m minimum rules, ECL circuits show less than 60-ps delay at 4-mW/gate dissipation while STL circuits show less than 150-ps delay at 0. 4-mW/gate dissipation. Circuits are limited by transition capacitances and resistances. Diffusion capacitances are minimal in heterostructures at nominal current densities below 1 multiplied by 105 A/cm2 . STL circuits, when driven at higher power, show delays of 50 to 65 ps at 1. 2-mW/gate dissipation. This is comparable to ECL performance and will be limited by the quality of Schottky diodes that can be made on compound semiconductors.