About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2003
Conference paper
A double precision floating point multiply
Abstract
A 2.2GHz 53×54 bit pipelined multiplier is fabricated in 130nm CMOS technology with an area of 0.15mm2. The circuit implementation results in a 50% size reduction over the previously reported values. The circuit operates at 2.2GHz and uses 522mW at 80% switching factor, a 1.2V supply and 25°C.