About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2000
Conference paper
A 1GHz single-issue 64b powerPC processor
Abstract
A 64b 1 GHz single-issue PowerPC processor containing 19M transistors was studied. The microprocessor was fabricated on a 0.12 μm six-layer copper interconnect complementary metal oxide semiconductor (CMOS). The processor was implemented using delayed-reset and self-resetting dynamic circuit macros. The new features in the chip included fully pipelined floating-point unit (FPU), sum-addressed memory management units (MMU), improved clock generation and distribution and microarchitecture and floorplan to balance critical paths.