A novel, low-cost deep trench decoupling capacitor for high-performance, low-power bulk CMOS applications
- Chengwen Pei
- Roger Booth
- et al.
- 2008
- ICSICT 2008
Publications
Date
Featured collections
Popular topics
22 results for Subramanian Iyer
Analysis of retention time distribution of embedded DRAM - A new mMethod to characterize across-chip threshold voltage variation
- W. Kong
- P. Parries
- et al.
- 2008
- IEEE ITC 2008
A one MB cache subsystem prototype with 2GHz embedded DRAMs in 45nm SOI CMOS
- Peter Klim
- John Barth
- et al.
- 2008
- VLSI Circuits 2008
A compact eFUSE programmable array memory for SOI CMOS
- John Safran
- Alan Leslie
- et al.
- 2007
- VLSI Circuits 2007
Beyond scaling - Teaching the old dog some new tricks!
- Subramanian S. Iyer
- 2007
- IPFA 2007
A 0.168μm 2/0.11μm 2 highly scalable high performance embedded DRAM cell for 90/65-nm logic applications
- G. Wang
- P. Parries
- et al.
- 2005
- VLSI Technology 2005
Modeling and characterization of gate leakage in high-K metal gate technology-Based embedded DRAM
- Mohit Bajaj
- Rajan K. Pandey
- et al.
- 2013
- IEEE T-ED
3D integration review
- Mukta G. Farooq
- Subramanian S. Iyer
- 2011
- Science China Information Sciences
A 1 MB cache subsystem prototype with 1.8 ns embedded DRAMs in 45 nm SOI CMOS
- Peter J. Klim
- John Barth
- et al.
- 2009
- IEEE Journal of Solid-State Circuits
An investigation of electrical current induced phase transformations in the NiPtSi/polysilicon system
- Deok-Kee Kim
- Anthony Domenicucci
- et al.
- 2008
- Journal of Applied Physics