SYNTHESIS AND OPTIMIZATION OF MULTISTAGE LOGIC.

Abstract

An automatic synthesis system for Boolean networks is presented. The system transforms an arbitrary logical description into a set of interconnected circuits implementable in a given target technology. The algorithms are based on algebraic factorization and Boolean minimization. Two motions of Boolean division are employed. The procedure has been applied to many practical examples, including a 32-bit microprocessor and a computer ALU.