About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
BCTM 2005
Conference paper
Substrate bias effects in vertical SiGe HBTs fabricated on CMOS-compatible thin film SOI
Abstract
A comprehensive investigation of substrate bias effects on device performance, thermal properties, and reliability of vertical SiGe HBTs fabricated on CMOS-compatible, thin-film SOI, is presented for the first time. Calibrated 2-D MEDICI simulations are used to support our explanations, and the resultant device design trade-offs encountered in building SiGe HBTs on thin-film SOI are quantitatively assessed. ©2005 IEEE.