About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IRPS 2015
Conference paper
SOI FinFET soft error upset susceptibility and analysis
Abstract
Measurements of the soft error upset cross section for SOI FinFET SRAMs are compared to earlier generation PDSOI SRAMs, with the FinFET circuit showing 2-3 orders of magnitude lower soft error susceptibility. This improvement is shown by simulations to be due to the better electrostatic control of the channel in the FinFET.