Daniel M. Bikel, Vittorio Castelli
ACL 2008
The error detection and correction capability of the IBM POWER6™ processor enables high tolerance to single-event upsets. The soft-error resilience was tested with proton beam- and neutron beam-induced fault injection. Additionally, statistical fault injection was performed on a hardware-emulated POWER6 processor simulation model. The error resiliency is described in terms of the proportion of latch upset events that result in vanished errors, corrected errors, checkstops, and incorrect architected states. © Copyright 2008 by International Business Machines Corporation.
Daniel M. Bikel, Vittorio Castelli
ACL 2008
Erich P. Stuntebeck, John S. Davis II, et al.
HotMobile 2008
N.K. Ratha, A.K. Jain, et al.
Workshop CAMP 2000
Ehud Altman, Kenneth R. Brown, et al.
PRX Quantum