About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EUROSOI-ULIS 2019
Conference paper
Replacement Metal Gate InGaAs-OI FinFETs by Selective Epitaxy in Oxide Cavities
Abstract
In this work we demonstrate InGaAs-on-Insulator FinFETs monolithically integrated on silicon substrate using selective epitaxy in oxide cavities. Scaled FinFETs, with a gate length down to 20 nm, are fabricated following a CMOS compatible process scheme including replacement meta gate (RMG). The difference between RMG and gate-first (GF) process flows on device performance is discussed. The implementation of an RMG scheme enabled improved off-state behavior, with a 50% reduction of the subthreshold slope. RMG FinFETs with LG = 90 nm and WFIN = 40 nm, show competitive performance, and on-current of 100 µA/µm at fixed off-current of 100 nA/µm.