Conference paper
Verification of transactional memory in POWER8
Allon Adir, Dave Goodman, et al.
DAC 2014
The post-silicon validation phase in a processor's design life cycle is geared towards nding all remaining bugs in the sys- tem. It is, in fact, our last opportunity to nd functional and electrical bugs in the design before shipping it to customers. In this paper, we provide a high-level overview of the methodology and technologies put into use as part of the POWER8 post-silicon functional validation phase. We de- scribe the results and list the primary factors that con- tributed to this highly successful bring-up. Copyright 2014 ACM.
Allon Adir, Dave Goodman, et al.
DAC 2014
Erich P. Stuntebeck, John S. Davis II, et al.
HotMobile 2008
Johannes Koesters, Alex Goryachev
DAC 2014
Raymond Wu, Jie Lu
ITA Conference 2007