About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
DAC 2014
Conference paper
Verification of non-mainline functions in todays processor chips
Abstract
In a modern chip development cycle non-mainline / non- functional verication is gaining importance compared to traditional functional vercation tasks and takes up to one third of the total verication effort. The purpose of non- mainline logic is to operate, maintain, and debug the chip. Ever-increasing complexity of the chip, thus, directly affects the complexity of the non-mainline logic and as a result, the verication thereof. Moreover, the non-mainline world is no longer pure hardware, but an intricate mix of software and hardware. Copyright 2014 ACM.